Abstract
We investigated the circuit performance of gate-all-around (GAA) CMOS inverters including strain for various sub-7 nm technology node device architect......
小提示:本篇文献需要登录阅读全文,点击跳转登录