A Low Error, Hardware Efficient Logarithmic Multiplier

Harsha, LGSS; Jammu, BR; Bodasingi, N; Veeramachaneni, S; Mohammad, SKN

Jammu, BR (通讯作者)，GVP Coll Engn A, Dept ECE, Visakhapatnam, Andhra Pradesh, India.

CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2022; 41 (1): 485

Abstract

Full Text Link


Links

期刊讨论 | 中国SCI论文 | 期刊主页 | 投稿经验 | 杂志官网 | 投稿链接 | 作者需知 | PMC链接 | Pubmed全文检索