Low power, high speed approximate multiplier for error resilient applications

Deepsita, SS; Sk, NM

Deepsita, SS (通讯作者)，IIITD&M Kancheepuram, Kancheepuram, India.

INTEGRATION-THE VLSI JOURNAL, 2022; 84 (): 37

Abstract

Full Text Link


Links

期刊讨论 | 中国SCI论文 | 期刊主页 | 投稿经验 | 杂志官网 | 投稿链接 | 作者需知 | PMC链接 | Pubmed全文检索