Optimizing Ternary Multiplier Design With Fast Ternary Adder

Yoon, J; Baek, S; Kim, S; Kang, S

Kang, S (通讯作者),Pohang Univ Sci & Technol, Dept Elect Engn, Pohang 37673, South Korea.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023; 70 (2): 766

Abstract

Existing ternary multiplier designs are difficult to use in ternary systems. Thus, ternary Wallace tree multipliers that reduce the number of transist......

Full Text Link