GDP: GPU accelerated Detailed Placement

Dhar, S; Pan, DZ

Dhar, S (reprint author), Univ Texas Austin, ECE Dept, Austin, TX 78712 USA.

2018 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2018; ():

Abstract

Placement is one of the runtime bottlenecks in an EDA (Electronic Design Automation) tool flow. Detailed placement is an important part of placement w......

Full Text Link


Links

期刊讨论 | 中国SCI论文 | 期刊主页 | 投稿经验 | 杂志官网 | 投稿链接 | 作者需知 | PMC链接 | Pubmed全文检索