Abstract
To resolve the problem of processing clock frequency far below data generation rate for generating high-speed m sequence in FPGA, this paper adopts th......
小提示：本篇文献需要登录阅读全文，点击跳转登录
Full Text Link
