Abstract
Synchronization using flip-flop chains imposes a latency of a few clock cycles when transferring data and control signals between clock domains. We pr......
小提示：本篇文献需要登录阅读全文，点击跳转登录
Full Text Link
